



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/764,595	01/18/2001	Christopher A. Krygowski	POU920000158US1	6652

7590

11/28/2003

Philmore H. Colburn II
Cantor Colburn LLP
55 Griffin Road South
Bloomfield, CT 06002

EXAMINER

DO, CHAT C

ART UNIT

PAPER NUMBER

2124

DATE MAILED: 11/28/2003

7

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/764,595

Applicant(s)

KRYGOWSKI ET AL.

Examiner

Chat C. Do

Art Unit

2124

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 30 October 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-12 and 14-18 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-12 and 14-18 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____
- 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

1. This communication is responsive to Amendment A, filed 10/30/2003.
2. Claims 1-12 and 14-18 are pending in this application. Claims 1, 12, and 18 are independent claims. In Amendment A, claims 1, 12, 14, and 18 are amended and claim 13 is cancelled. This action is made final.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-12 and 14-18 are rejected under 35 U.S.C. 103(a) as being obvious over Schwarz et al. (U.S. 5,687,106).

Re claim 1, Schwarz et al. disclose in Figure 1 computer system for supporting a plurality of floating point architectures (col. 3 lines 20-27), each floating point architecture having at least one format (IEEE 754 and IBM S/390), the system comprising: a floating point unit (Figure 5) having an internal data-flow (18) according to an internal floating point format for performing floating point operations in the internal format (col. 3 lines 27-31), wherein the internal format has a number of exponent bits which is at least the minimum number required to support each of the plurality of floating point architectures and the internal format has a number of fraction bits which is at least

the minimum number required to support each of the plurality of floating point architectures (col. 1 lines 57-64); and a converter (25 and 26) for converting an exponent value corresponding to each one of the plurality of floating point architectures into the internal floating point format such that an operand of any one of the plurality of floating point architectures input to the floating point unit is converted into the internal floating point format for operation by the floating point unit, and the result of the operation is converted back (24) into the one of the plurality of floating point architectures by converting an exponent value corresponding to the internal floating point format into the one of the plurality of floating point architectures (col. 1 lines 63-65) wherein converting into the internal floating point format occurs without incurring additional clock cycles when one of the plurality of floating point architectures is hexadecimal (col. 4 lines 10-15). Schwarz et al. do not implicitly disclose the converting into the internal floating point format occurs without incurring additional clock cycles when one of the plurality of floating point architectures is binary. However, Schwarz et al. neither implicitly disclose the converting into the internal floating point format occurs without incurring additional clock cycles when one of the plurality of floating point architectures is binary in column 4 lines 42-47. Schwarz et al. disclose in Figure 5 a data flow diagram corresponding to the explanations in columns 16-18 5cycles to operate the invention wherein the conversions is located in the first cycle in column 1. In addition, the technology of SIMD as single instruction multiple data is well known in the art to operate multiple data operation in a single instruction. Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add a step of

converting into the internal floating point format occurs without incurring additional clock cycles when one of the plurality of floating point architectures is binary into Schwarz et al.'s invention because it would enable to synchronize all data to increase the system performance and shorter the operation time.

Re claim 2, Schwarz et al. further disclose in Figure 1 the fraction bits corresponding to each of the plurality of floating point architectures are used by the floating-point unit in an unconverted state (table 1).

Re claim 3, Schwarz et al. further disclose in Figure 1 the plurality of floating point architectures include IBM®-S/390® hexadecimal floating point architecture and IEEE-754 binary floating point architecture (col. 1 lines 57-62).

Re claim 4, Schwarz et al. further disclose in Figure 1 the converter determines a sign bit; and normalizes (22) a resulting binary floating-point number (output of 18) according to at least one of IBM®-S/390® and IEEE-754 normalization modes (24).

Re claim 5, Schwarz et al. do not disclose the internal floating-point format is a binary format that has a 16-bit exponent biased by 32,768, a sign bit, and a 56-bit fraction. However, Schwarz et al. disclose in table 1 a chart that supports all formats. From the chart, the 16-bit average minimum exponent size is required to support all the exponents size, the bias is $2^{15} = 32,768$, one bit is the sign bit, and a 56-bit fraction is required to support the hex short, hex long, binary single, and binary double. Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add a internal floating-point format is a binary format that has a 16-bit exponent biased by 32,768, a sign bit, and a 56-bit fraction as seen in Schwarz et al.'s

table 1 because it would enable to simplify the system hardware and improve the performance to support the hexadecimal short, hexadecimal long, binary single, and binary double formats.

Re claim 6, Schwarz et al. further disclose in Figure 1 the plurality of floating point architectures includes a binary architected format and a hexadecimal architected format (col. 1 lines 57-64), and the internal format is a binary internal format (col. 1 lines 66-67 and col. 2 lines 1-2).

Re claim 7, Schwarz et al. further disclose in Figure 1 the binary internal format has a common predetermined fraction type corresponding to both of the hexadecimal and the binary architected formats (col. 3 lines 34-37).

Re claim 8, Schwarz et al. further disclose in Figure 1 the numbers represented in the binary internal format corresponding to each of the hexadecimal architected format and the binary architected format (col. 1 lines 57-64), respectively, each have predetermined bias types that differ in the locations of the implied radix points (table 1).

Re claim 9, Schwarz et al. further disclose in Figure 1 the binary internal format has a nonzero positive integer number M of exponent bits and a bias equal to $2^{(M-1)} - 1$, where M is the length of the internal exponent field (col. 2 lines 58-59).

Re claim 10, Schwarz et al. further disclose in Figure 1 the plurality of floating point architectures includes a binary architected format and a hexadecimal architected format, the internal format is a binary internal format, and the converter comprises: a first converter portion (25 and 26) that converts the hexadecimal architected format to the binary internal format, and converts the binary architected format to the binary internal

format; and a second converter portion (24) that converts the binary internal format into the binary architected format, and converts the binary internal format into the hexadecimal architected format.

Re claim 11, Schwarz et al. further disclose in Figure 1 the first converter portion comprises an input format conversion multiplexor and input format conversion control, and the second converter portion comprises an output format conversion multiplexor and output format conversion control (27 and 28).

Re claim 12, it is a unit claim of claim 10. Thus, claim 12 is also rejected under the same rationale in the rejection of rejected claim 10.

Re claim 14, Schwarz et al. further disclose in Figure 1 data in the internal floating point format is directly converted into data of the first floating point architecture by the third converter (15) with no additional delay, and wherein data in the internal floating point format is directly converted into data of the second floating point architecture by the fourth converter (16) with no additional delay.

Re claim 15, Schwarz et al. further disclose in Figure 1 the internal floating-point format has a minimum nonzero positive number of exponent bits, N, to support both first and second floating-point architectures (col. 3 lines 32-40).

Re claim 16, Schwarz et al. further disclose in Figure 1 the internal floating-point format has a single fraction type corresponding to the fraction portions of both the first and second floating point architectures (col. 3 lines 32-40).

Art Unit: 2124

Re claim 17, Schwarz et al. further disclose in Figure 1 the internal format has the same fraction type as both of the first and second floating point architectures (col. 3 lines 32-40).

Re claim 18, it is a method claim of claim 10. Thus, claim 18 is also rejected under the same rationale in the rejection of rejected claim 10.

Response to Arguments

5. Applicant's arguments with respect to claims 1-12 and 14-18 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Art Unit: 2124


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (703) 305-5655. The examiner can normally be reached on M => F from 7:00 AM to 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chaki Kakali can be reached on (703) 305-9662. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Chat C. Do
Examiner
Art Unit 2124

November 20, 2003



TODD INGBERG
PRIMARY EXAMINER